

**SKW Associates, Inc,**

2920 Scott Blvd.

Santa Clara, CA 95054

Phone (408) 919-0094


Fax (408) 919-0097

Email: [skw@testwafer.com](mailto:skw@testwafer.com)

<http://www.testwafer.com>

# SKW5-ATR-35P W Plug Patterned Wafer Specifications


DATE: May 29, 2007



ATR-35 M1/Via1/M2 Mask Floor Plan

Plug Size: 1100Å - 2500Å

(In order to manufacture SKW5-ATR-35P, we used ATR-35 Via1 mask)



Cross Sectional View

PARAMETER	NOMINAL	TOLERANCE
<b>Patterning</b>		
Center Die X Location	-11.000 mm	+/- 100 $\mu\text{m}$
Center Die Y Location	-14.500 mm	+/- 100 $\mu\text{m}$
Die Size: X	22 mm	+/- 10 $\mu\text{m}$
Die Size: Y	29 mm	+/- 10 $\mu\text{m}$
Die Stepping (X /Y)	100 / 100 $\mu\text{m}$	+/- 10%
Wafers must be patterned all the way to the edges of the wafer, i.e. no area anywhere on the wafer unpatterned. (Under certain stepper operating conditions, 2 mm edge edge exclusion is allowed.)		
<b>Line CD Variation</b> (measured on 2 $\mu\text{m}$ structure)		
Lot-to-Lot	2 $\mu\text{m}$	+/- 10 nm
Within-Lot (Wafer-to-Wafer)		+/- 10 nm
Within-Wafer		+/- 10 nm
Within-Die (measured on 9 trenches)		+/- 10 nm
<b>Pad Oxide thickness</b>		
Lot-to-Lot	10,000 Å	+/- 5 %
Within-Lot (Wafer-to-Wafer)		+/- 5 %
Within-Wafer		+/- 3 %
Within-Die		+/- 3 %
<b>SiN film thickness</b>		
Lot-to-Lot	1000 Å	+/- 10 %
Within-Lot (Wafer-to-Wafer)		+/- 10 %
Within-Wafer		+/- 5 %
Within-Die		+/- 5 %
<b>TEOS Oxide film thickness</b>		
Lot-to-Lot	3000 Å	+/- 8 %
Within-Lot (Wafer-to-Wafer)		+/- 8 %
Within-Wafer		+/- 5 %
Within-Die		+/- 5 %

<b>PARAMETER</b>	<b>NOMINAL</b>	<b>TOLERANCE</b>
<b>PVD TiN film thickness</b>		
Lot-to-Lot	300 Å	+/- 10 %
Within-Lot (Wafer-to-Wafer)		+/- 10 %
Within-Wafer		+/- 5 %
Within-Die		+/- 5 %
<b>CVD W film thickness</b>		
Lot-to-Lot	2500 Å	+/- 10 %
Within-Lot (Wafer-to-Wafer)		+/- 10 %
Within-Wafer		+/- 5 %
Within-Die		+/- 5 %